This paper presents a behavioral model for amorphous indium-gallium-zinc oxide thin-film transistor using artificial neural network (ANN) based equivalent circuit (EC) approach to predict static and dynamic behavior of the device. In addition, TFT parasitic capacitances (C GS and C GD ) characterization through measurements is also reported. In the proposed model, an EC is derived from the device structure, in terms of electrical lumped elements. Each electrical element in the EC is modeled with an ANN. Then these ANNs are connected together as per the EC and implemented in Verilog-A. The proposed model performance is validated by comparing the circuit simulation results with the measured response of a simple common-source amplifier, which has shown 12.2 dB gain, 50 lW power consumption and 85 kHz 3-dB frequency with a power supply of 6 V. The same circuit is tested as an inverter and its response is also presented up to 50 kHz, from both simulations and measurements. These results show that the model is capable of capturing both small and large signal behavior of the device to good accuracy, even including the harmonic distortion of the signal (that emphasizes the nonlinear behavior of the parasitic capacitance), making the model suitable for IC design.
Introduction
In recent years, analog/mixed signal circuit design using a-IGZO TFT technology [3, 13, 15] is gaining significant interest because of its exceptional characteristics, such as relative high mobility, low-temperature and low-cost fabrication [4, 10, 11] . This demands accurate device models that can predict both static and dynamic behavior of the device during circuit simulations. However, most of the reported circuits are confined to employ either a-Si:H [15] or a-IGZO static models [3, 13] (only with overlap capacitance).
In general, the work reported on a-IGZO TFTs modeling is either from device physics [6, 14] or from electrical measurements [3] , but most of these models are also confined to static behavior characterization. However, it is essential to have an accurate device model that can predict both static and dynamic behavior. Nevertheless, a device model describing both I-V and C-V characteristics is presented in [1] . Here, C-V is limited to only total gate capacitance (C G ) and no details were provided on the individual TFT capacitance components between different electrodes, namely, gate to source (C GS ) and gate to drain (C GD ), which are essential in circuit design. Another good contribution was given in [12] towards a full description of both components by adapting MOSFET SPICE Level 3 model to the particular case of the a-IGZO TFT. Nevertheless, this model is limited in nature, as it is unable to precisely predict the unique properties of the amorphous oxide semiconductors (AOS) present in the TFT, since it is mainly meant for the crystalline silicon.
The IGZO TFT technology is still in an emerging phase, experiments are being conducted to optimize the device performance by various means [5, 8] . In order to facilitate immediate circuit design, accurate device models with small development time are required. Though physical models are recommended for circuit design and statistical analysis, their development time is significantly high. Especially, when the technology is still emerging, it is quite challenging to develop physical models since whenever an effort is made for the device optimization, e.g. changing materials or processing conditions, the corresponding physical phenomena that influence the charge carrier flow should be characterized and modeled. Therefore, this paper proposes an accurate behavioral model using ANN based EC approach that avoids deep theoretical analysis about device conduction mechanisms, and through which a workable model is devised in the order of minutes. In the proposed model EC is derived from the device structure ( Fig. 1(a) ). Consequently, this model cannot be treated as pure empirical, despite it is being developed solely from the device measured characteristics.
The EC of the device (TFT) consists of parasitic elements between different electrodes and a dependent current source that represents the current between drain and source, as shown in Fig. 1(b) . Since the bulk (glass) is an insulator, there are no significant parasitics associated with it and can be neglected as their contribution in determining the dynamic behavior of the transistor is trivial. On the other hand, it is crucial to include device capacitance components between different electrodes (C GD and C GS ) as Fig. 1(b) shows. Since the proposed model is developed from device measurements, it is essential to extract measured data for both C GD and C GS . Most of the articles reported the total gate capacitance (C G-DS ) of a-IGZO TFTs at different frequencies [7] and different bias voltages [1] . However, to the best of authors knowledge individual intrinsic capacitance (C GSi = C GS -C OV-GS and C GDi = C GD -C OV-GD ) characterization and modeling in the complete operating region of the transistor has not yet been addressed in literature for this TFT technology, which is essential for circuit design, in order to predict its frequency dependent behavior. This issue is also addressed in the present paper by characterizing the intrinsic capacitance of the device from measurements.
Once all the measurements are available for the drain current (I D ), C GD and C GS , a separate ANN is developed for each element to achieve good accuracy. Then, the device model is obtained by joining these three ANNs as per the EC. This model is then implemented in Verilog-A for circuit simulations. Later, the model performance is validated through a simple common source (CS) configuration, operating as an amplifier and an inverter (which is a fundamental block in the IC design) by comparing circuit simulation results with the measured response.
Section 2 gives details on the device characterization including capacitance measurements. Section 3 presents the device modeling. Section 4 shows experimental results and discussion and finally main conclusions are drawn in Sect. 5.
Device characterization
In this work, device static and dynamic characterization is done through measurements as a first step. Devices used for this end are similar to the ones reported in [3] 
Capacitance measurements
The total gate capacitance (C G-DS ) of the TFT is measured with the test setup shown in Fig. 3 (a). In this measurement, the source and the drain of the TFT are electrically shorted, and connected to the ground terminal (V L ) while the gate is connected to the high terminal (V H ) of the Capacitance Voltage Measurement Unit (CVU). A dc voltage sweep of -6 to 6 V in steps of 0.5 V is applied to the gate, with an ac signal of 100 mV rms superimposed to the bias. The C-V measurements are repeated for different frequencies ranging from 30 to 500 kHz. The resulted C-V characteristics for a TFT wtih W = 640 lm is shown in Fig. 4 . From these measurements it can be noticed that the total overlap capacitance (C OV-GS ? C OV-GD ) due to the overlap between gate to drain/source electrodes is *3.7 pF and the channel capacitance (C CH = C G -overlap capacitance) *3.3 pF. It can also be noticed that the measured capacitance is almost independent of the input signal frequency, at least within the applied signal frequency range. Therefore, for the other C-V measurements, an input ac signal with 30 kHz frequency is applied.
C GD can be directly measured with the test setup shown in Fig. 3(b) , where a dc bias is applied at the gate and signal is applied at the drain. Under this test setup, the gate acts as ground for signal, allowing for direct measurement of C GD . On the other hand, Fig. 3 (c) determines C GS ? C GD , as drain acts as ground for signal. By subtracting C GD from these values, C GS can be determined. Intrinsic capacitances (C GSi and C GD ) between different electrodes of the device are obtained by subtracting the overlap capacitance from C GS and C GD . Figure 5 shows the respective measurement results, revealing a close agreement with Meyers FET capacitive model [9] i.e., in the linear region C GSi = C GDi * 1 2 C CH and in the deep saturation, C GSi * 2 3 C CH and C GDi approaches to 0.
Device model
ANNs are good candidates for function estimation problems. ANN architecture corresponds to that of a parallel computing machine, formed from the interconnection of a set of artificial neurons. Each neuron in the network, commonly known as processing element, has a set of inputs, synaptic weights and bias. Training samples are applied at the input layer of the network so that it can learn the underlying physical process, subjected to a cost-function minimization. Single hidden layer multilayer perceptron (MLP) networks trained with backpropagation algorithm are used in this work. More details of the MLP modeling approach can be found in [2, 3] . The proposed method uses a separate ANN for each element of the EC as shown in Fig. 1(b) to guarantee a continuous model with good accuracy. Once they promise good accuracy, all the ANNs (for I D , C GD and C GS ) are implemented in Verilog-A to realize the EC that can predict the static and dynamic behavior of the device during circuit simulations.
Experimental results and discussion
First, I D , C GDi and C GSi are obtained from the developed model at various bias voltages, from the Cadence Spectre circuit simulator. They show good agreement (\5 % mean absolute relative error) with the corresponding measurements, as it can be observed from Fig. 6 . Then this model is used to simulate the circuit, whose schematic and micrograph of the fabricated circuit (which is fabricated with the same conditions as the TFTs that are used to develop the model) with wire bonding are shown in Fig. 7 . The resistor (R) is a discrete/external component to the circuit, allowing for increased flexibility during testing.
Small signal high-frequency model of the circuit is shown in Fig. 8 . By applying KCL at node v
similarly at node v out :
(1) and (2) results in
Therefore the circuit has two poles (p1 and p2) and a single zero ( g m1 2pc gd1 ). When R is made to zero, the amplifier reduces to single pole system. In this case the amplifier gain (A v ) is given by
Therefore the pole is given by,
and the low frequency small signal gain is given by,
This circuit simulations and measurements were carried out with a 4 pF load and a power supply (V DD ) of 6 V. Measurements were performed under normal ambient at room temperature with the help of AFG3021B single channel arbitrary function generator and DS2024B four channel digital storage oscilloscope. Frequency response of the circuit is shown in Fig. 9 with different values of R (0 X, 100 KX and 1 MX). Corresponding dominant pole is presented for each case in Table 1 , both from simulations and measurements, which is also well predicted by (3) and (4). During amplifier characterization from measurements, care has been taken to keep all the TFTs in saturation. This amplifier resulted in 12.2 dB gain as predicted by (7) . It also has shown a very low power consumption of 50 lW and 85 kHz 3-dB frequency. Then, the circuit is characterized without R, for a sinusoidal input signal with 100 kHz frequency. Figure 10 shows the output signal and error (difference between the simulation and measured output) signal, which is showing 2.5 % mean absolute relative error. Corresponding THD from simulation and measurements are 14 and 11.2 %, respectively. Later, the same circuit is tested as a logic inverter. When the input voltage (V N ) is set to a low value, T1 is almost turned off and nearly no current flows through the device. Consequently, the output voltage (V OUT ) approaches to V DD -V TH , because of the diode connected load. As V IN gets higher, the drain current increases thus the voltage drops across T2, which results in a lower V OUT . Figure 11 shows the transient response to a input square wave for three different frequencies. In can be noticed that output high level amplitude is V DD -V TH (=4.65 V) and low level is *0.15 V. In addition, small peaks can be distinguished in the output waveform in instants of time where the input transitions occur, mainly visible with the high frequency (50 kHz) signal. This is caused by charge injection from the transistor gate capacitance. Both load and transistor capacitors are responsible for the rise and fall times. The load transistor possesses less current capability (higher equivalent resistance) while the driver transistor (T1) has much higher current driving capabilities (wider transistor), which justifies the much higher rise time than the fall time. Such is a consequence of a design that favours some gain ð ffiffiffiffiffi W1 W2 q Þ in detriment of symmetric swings, as it can be noticed from Fig. 11 . In all the circuits measurements, as the load (4 pF) is a reasonable value compared to the device intrinsic capacitances, measurements can really elevate the proposed Analog Integr Circ Sig Process (2016) 87:73-80 77 model accuracy for both static and dynamic characterization. All the above results demonstrate the model ability to predict the small and large-signal behavior including nonlinear effects of the parasitic capacitance from the circuit response. Circuit bandwidth can be improved by scaling down the devices (considering small lengths) and using self aligned structure (to minimize overlap capacitance).
Conclusions
This paper proposed an accurate behavioral model for the a-IGZO TFT using ANN based EC approach and implemented in Verilog-A for circuit simulations. Intrinsic capacitance of the device is characterized through measurements. Circuits simulations from the developed model have shown a good agreement with the corresponding measurements that demonstrates the modeling ability in predicting device static and dynamic behavior including non-linear distortion. CTM-NAN/0201/2012. The work has also received funding from the European Communities 7th Framework Programme under grant thin-film transistors based on oxide semiconductors, demonstrating that oxide materials may be used as true semiconductors as well as co-inventor of the paper transistor and electrochromic transistor. She is also Director of the PhD program in Micro and Nanotechnologies Engineering; Associate editor of Pysica Status Solidi Rapid Research Letters, Wiley; Co-Editor of Europhysics Letters; Member of the Advisory Editorial Board of Applied Surface Science; Member of the National Scientific and Technological Council and Member of ''Academia de Engenharia'', Portugal. She filled 68 international patents and got more than 15 international prizes for her work. In 2008 she wins an Advanced Grant from ERC for the project ''Invisible'' (first edition and she got the first position), which was also considered by ERC as a success story.
